Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: infineon





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-6,504,230 Compensation component and method for fabricating the compensation component
A compensating component and a method for the production thereof are described. Compensating regions are produced by implanting sulfur or selenium in a...
US-6,504,200 DRAM cell configuration and fabrication method
Bit lines are arranged in the lower parts of trenches of a substrate. Word lines are located above the substrate except for protuberances or bulges, which extend...
US-6,503,844 Notched gate configuration for high performance integrated circuits
A notched gate configuration for high performance integrated circuits. The method of producing the notched gate configuration comprises forming a dielectric...
US-6,503,784 Double gated transistor
A semiconductor body-having a pair of vertical, double-gated CMOS transistors. An insulating layer extending horizontally beneath the surface of the...
US-6,503,433 Liquid transfer molding system for encapsulating semiconductor integrated circuits
An encapsulation system is used to encapsulate semiconductor products. A bottom mold unit includes a mold pot and a mold piston. A substrate loader loads a...
US-6,501,686 Electronic driver circuit for word lines in a memory matrix, and memory apparatus
An electronic driver circuit for word lines in a memory matrix is described. The driver circuit has coded outputs of a driver source, in particular of a...
US-6,501,324 High speed multiplexer
A high-speed multiplexer that includes a reduced number of components in the pull-up and/or the pull-down circuits operates faster than conventional multiplexers...
US-6,501,298 Level-shifting circuitry having "low" output during disable mode
Level-shifting circuitry having a level shifting section and an enable/disable section. The level shifting section is responsive to an input logic signal. The...
US-6,501,283 Circuit configuration for measuring the capacitance of structures in an integrated circuit
A circuit configuration for measuring the capacitance of structures in an integrated circuit having a test structure and a reference structure, includes first...
US-6,501,150 Fuse configuration for a semiconductor apparatus
A fuse configuration for a semiconductor apparatus is described. The fuse configuration has a semiconductor material disposed underneath the fuse and is made...
US-6,501,131 Transistors having independently adjustable parameters
The process rules for manufacturing semiconductor devices such as MOSFET's are modified to provide dual work-function doping following the customary gate...
US-6,500,707 Method for manufacturing a trench capacitor of a memory cell of a semiconductor memory
A trench is formed in a substrate with an upper region and a lower region. The trench is subsequently widened in its upper region and in its lower region by...
US-6,500,677 Method for fabricating a ferroelectric memory configuration
The invention provides a method. In a first step of a method for fabricating a ferroelectric memory configuration, there is provided a substrate having a...
US-6,500,489 Low temperature CVD processes for preparing ferroelectric films using Bi alcoxides
Chemical vapor deposition is used to form a film of Bi oxide, Sr oxide, and Ta oxide on a heated substrate by decomposing the precursors of these oxides at the...
US-6,499,120 Usage of redundancy data for displaying failure bit maps for semiconductor devices
A method for displaying failure information for semiconductor devices, in accordance with the present invention, includes testing a semiconductor device with a...
US-6,498,751 Fast sense amplifier for nonvolatile memories
A sense amplifier for nonvolatile memories includes a first line path (precharging path) having a first transistor and a third transistor connected in series...
US-6,498,747 Magnetoresistive random access memory (MRAM) cross-point array with reduced parasitic effects
An architecture for a magnetoresistive random access memory (MRAM) storage cell 300 with reduced parasitic effects is presented. An additional runs of metal laid...
US-6,498,577 Piecewise-linear, non-uniform ADC
A non-uniform analog-to-digital converter (ADC) produces digital output data representing the magnitude of an analog input signal having a non-uniform magnitude...
US-6,498,574 Digital-to-analog converter with constant bias voltage
Digital-to-analog converters (DACs) are used to convert digital signals to analog signals. DAC's are typically made of transistors, linked in one of several...
US-6,498,573 Sigma-delta A/D converter
Sigma-delta A/D converter having at least one analog signal input (1, 2) for applying an analog input signal, a subtraction element (3) having a plurality of...
US-6,498,382 Semiconductor configuration
The invention relates to a semiconductor configuration in which electrodes are insulated by a gas-filled or evacuated cavity. The semiconductor configuration...
US-6,498,061 Negative ion implant mask formation for self-aligned, sublithographic resolution patterning for single-sided...
A process for fabricating a single-sided semiconductor deep trench structure filled with polysilicon trench fill material includes the following steps. Form a...
US-6,497,932 Transport device for electronic components with an anticontamination coating
The transport device for electronic components is formed with at least one recess to accommodate an electronic component. In order to protect the component, the...
US-6,496,958 Yield prediction and statistical process control using predicted defect related yield loss
In accordance with the present invention, a method, which may be implemented by employing a program storage device, for determining yield loss for a device...
US-6,496,423 Chip ID register configuration
A chip ID register configuration includes a shift register having individual stages. A fuse device connected to the shift register has fuses each substantially...
US-6,496,401 Memory cell configuration
A memory cell configuration has memory cells, each with a trench capacitor in a trench and a vertical transistor, which is used as a selection transistor. The...
US-6,496,128 Sigma-delta analog-to-digital converter array
A sigma-delta analog-to-digital converter array including two cascaded sigma-delta modulators, the two sigma-delta modulators being multi-bit sigma-delta...
US-6,496,119 Protection circuit for an integrated circuit
The invention is directed to a protective circuit for an integrated circuit 1. This protective circuit is preferably arranged in a plurality of circuit levels 2,...
US-6,495,925 Semiconductor chip and a lead frame
A semiconductor chip includes a semiconductor substrate having an electronic circuit theron and a number of bond pads thereon. The bond pads are coupled to the...
US-6,495,918 Chip crack stop design for semiconductor chips
A semiconductor chip, in accordance with the present invention, includes a substrate and a crack stop structure. The crack structure includes a first conductive...
US-6,495,901 Multi-level fuse structure
A semiconductor device has a first conductor and a second conductor for fuse terminals. A fuse portion is disposed on a different level relative to both the...
US-6,495,873 Magnetoresistive element and use thereof as a memory element in a memory cell configuration
In a magnetoresistive element, a non-magnetic layer element is disposed between a first ferromagnetic layer element and a second ferromagnetic layer element. The...
US-6,495,864 High-voltage semiconductor component, method for the production and use thereof
The invention concerns a semiconductor component with at east one lateral region which is provided to accommodate a lateral electric field strength, whereby the...
US-6,495,415 Method for fabricating a patterned layer
A method for fabricating a patterned layer from a layer material. The method includes steps of: providing a substrate with at least one target region and at...
US-6,494,623 Release mechanism for pluggable fiber optic transceiver
A release mechanism for manually securing a pluggable fiber optic transceiver to a cage mounted on a host circuit board. The transceiver is secured to the cage...
US-6,493,865 Method of producing masks for fabricating semiconductor structures
Masks are produced for the fabrication of semiconductor structures based on layout data that has information for defining a mask layout with individual geometric...
US-6,493,645 Method for detecting and classifying scratches occurring during wafer semiconductor processing
This method for detecting and classifying a scratch on a semiconductor wafer, in accordance with the invention, first defines a coordinate system on the wafer....
US-6,493,403 Asynchronous timing for interpolated timing recovery
A zero phase restart circuit (308) estimates a quotient (y.sub.2 -y.sub.0 /(y.sub.3 -Y.sub.1), where y.sub.k are asynchronous samples of a sequence. The quotient...
US-6,493,253 DRAM memory cell
A DRAM memory cell includes a storage capacitor device with two storage capacitors connected in parallel with one another. One of the storage capacitors is a...
US-6,493,121 Bidirectional module for multichannel use
A compact bidirectional module for multichannel use includes at least one transmitter and at least one receiver combined in a transmission/reception unit...
US-6,492,864 Circuit configuration for low-power reference voltage generation
A circuit configuration for low-power reference voltage generation, is described. The circuit has a programmable voltage source which generates an output voltage...
US-6,492,836 Receiver immune to slope-reversal noise
A receiver circuit provides a first stage having an input for receiving input signals and an output node. The first stage includes an amplifier. A second stage...
US-6,492,795 Reference current source having MOS transistors
A reference current source includes at least one first voltage-controlled current source, at least one second voltage-controlled current source, and an addition...
US-6,492,729 Configuration and method for connecting conductor tracks
A configuration for connecting conductor tracks includes a first conductor track fabricated with a first phase mask having a first phase and a second conductor...
US-6,492,221 DRAM cell arrangement
A dynamic random access memory includes memory cells arranged in rows and columns on the substrate and a plurality of connecting pillars, each associated with a...
US-RE37,930 DRAM including an address space divided into individual blocks having memory cells activated by row address signals
A DRAM with an address space divided into blocks, in which storage cells of individual blocks can be activated by a row address signal (RAS) furnished by a...
US-6,490,209 Memory employing multiple enable/disable modes for redundant elements and testing method using same
A memory includes a memory array having a plurality of storage elements; a plurality of replacement storage elements; a plurality of address storage units, each...
US-6,490,194 Serial MRAM device
An MRAM device (100) and method of manufacturing thereof having magnetic memory storage cells or stacks (MS0, MS1, MS2, MS3) coupled together in series. Devices...
US-6,490,192 Device for evaluating cell resistances in a magnetoresistive memory
A magnetoresistive memory is described and contains a common word line voltage source, bit lines, word lines crossing the bit lines, and a memory cell array...
US-6,490,191 Method and configuration for compensating for parasitic current losses
A method and a configuration are provided for compensating for parasitic current losses in an MRAM memory cell array. Individual word lines and bit lines are...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.