At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Circuit configuration for voltage stabilization
A voltage stabilization circuit is configured between two signal lines. Each of the signal lines carries a signal, and an interference signal is superimposed on...
Power semiconductor module and cooling element for holding the power
A power semiconductor module and a cooling element for holding the power semiconductor module are described. The power semiconductor module has a housing that...
Light curtain system for establishing a protective light curtain, tool and
system for processing objects and...
A light curtain system is provided for establishing a protective light curtain for a tool in a system for processing objects such as wafers, and is particularly...
Method for fabricating thin metal layers from the liquid phase
A method for producing metal layers on surfaces of semiconductor substrates includes the step of providing a semiconductor substrate having a surface. In this...
Method for producing an integrated semiconductor memory configuration
A method for producing an integrated semiconductor memory configuration includes forming two capacitor modules for each selection transistor from the front and...
Method for producing a ferroelectric layer
A method for producing a ferroelectric layer includes preparing a substrate, applying a layer of material, which will be subsequently converted into the...
Release mechanism for pluggable fiber optic transceiver
A release mechanism for manually securing a pluggable fiber optic transceiver to a cage mounted on a host circuit board. The release mechanism includes a...
Temperature sensor and method for operating a temperature sensor
The invention relates to a temperature sensor having a first FET transistor circuit and a second FET transistor circuit and also to a method for operating a...
Integrated circuit having arbitrated switching between busses
An integrated circuit (1) includes a processing device (2), a program interface (4, 5) coupled to the processing device (2), a data interface (6, 7) coupled to...
Configuration for multiplexing and/or demultiplexing the signals of at
least two optical wavelength channels
A configuration for multiplexing and/or demultiplexing the signals of at least two optical wavelength channels, is described. Provided in this case is a grating...
Circuit arrangement for signaling in telecommunications networks
A circuit arrangement for signaling in telecommunications networks has a first connection and a second connection for a first and a second conductor,...
Method and apparatus for refreshing memory cells
In a memory element with a first number of memory cells having a first retention time for holding a content of the memory cells and a second number of memory...
Adapter apparatus for memory modules
An adapter apparatus for receiving memory modules, each of which has a plurality of data terminals and a plurality of control terminals, comprises first data...
Synchronous timing for interpolated timing recovery
A phase error estimate value between an actual interpolated sample time and an ideal interpolated sample time of an analog signal is selected by circuitry based...
Method and apparatus for Viterbi detector state metric re-normalization
A method and apparatus for Viterbi detector state metric re-normalization. The method includes fabricating a Viterbi detector (138) having a predetermined number...
A/D converter having signaling and requesting capability
The disclosed A/D conversion system is designed to signal the beginning or the impending beginning of an A/D conversion and/or to request the implementation of...
Addressing device for selecting regular and redundant elements
An addressing device selects an element from a set of N.ltoreq.2.sup.K regular elements or alternatively from a set of R<N redundant elements in dependence on...
High rate coding for media noise
An apparatus has a conversion circuit, a precoder circuit, and a selection circuit. The conversion circuit converts user data b.sub.1, b.sub.2, b.sub.3 . . ....
Circuit configuration for producing exponential predistortion for a
A circuit is specified for producing exponential predistortion for a variable amplifier that contains two parallel-connected, controlled current paths, each...
Integrated circuit having a programmable element and method of operating
An integrated circuit has a programmable element with an electrical interconnect resistance that can be varied by programming. An evaluation circuit for the...
Integrated circuit having a test circuit, and method of decoupling a test
circuit in an integrated circuit
The integrated circuit has a test circuit, which is connected to an input terminal of the integrated circuit via a line connection. An isolating device is...
Nonvolatile semiconductor memory cell and associated semiconductor circuit
configuration and method for the...
A nonvolatile semiconductor memory cell, an associated semiconductor circuit configuration and also a fabrication method, in which, in a substrate, active...
Semiconductor memory cell and semiconductor memory device
A semiconductor memory cell has a field-effect transistor device and a ferroelectric storage capacitor. The field-effect transistor device has a channel region...
Barrier stack with improved barrier properties
An barrier stack for inhibiting diffusion of atoms or molecules, such as O.sub.2 is disclosed. The barrier slack includes first and second barrier layers formed...
Device and method for detecting a reliability of integrated semiconductor
components at high temperatures
The invention relates to a device and a method for detecting the reliability of integrated semiconductor components. The device includes a carrier substrate for...
Method and semiconductor wafer configuration for producing an alignment
mark for semiconductor wafers
A method and a semiconductor wafer configuration for producing an alignment mark for semiconductor wafers. In the method, an alignment mark region surrounded by...
Adhesively bonded chip-and wafer stacks
The present invention describes the use of poly-o-hydroxy amides (PHAs) for adhesively bonding articles or materials, especially components used in the...
Methods of using adhesion enhancing layers and microelectronic integrated
modules including adhesion enhancing...
Adhesion promoters for polymer coatings on metals are articulated into at least two head groups connected by a hydrocarbon spacer group. One head group reacts...
Method of controlled chemical vapor deposition of a metal oxide ceramic
A method of forming a metal oxide ceramic layer is provided, in which a gaseous flow of a vaporized solution of a precursor organo metal compound in a volatile...
Pyrolysis plant for refuse and method for screening solid residues
A pyrolysis plant for refuse and a method for screening solid residues provide a sure and trouble-free sieving of a solid material using a sieving device having...
A transmission configuration includes a plurality of individual lasers which are included in a two-dimensional laser array and emit radiation elements with...
Demodulator and method for demodulating CPFSK-modulated signals using a
linear approximation of the CPFSK signal
In a method for demodulating a CPFSK-modulated signal, the n-1-th substitute symbol a.sub.n-1 which occurs in the linear approximation of the CPFSK is estimated...
Interleavement for transport of frames and cells
A DMA system includes a plurality of transmit-receive pairs (102, 104) for communicating on a bus. A DMA controller (108) supervises bus handling. The DMA...
Data memory with short memory access time
A data memory including a main data memory having a plurality of data memory units, a redundancy data memory that includes a plurality of redundancy data memory...
Ferroelectric capacitor and process for its manufacture
Forming a capacitor, by (a) forming a matrix of ferroelectric capacitor elements on a substrate, (b) forming a CAP layer over the ferroelectric capacitor...
Universal two dimensional (frame and line) timing generator
A programmable two-dimensional timing generator according to the invention employs a clock generator (102) and a user-defined two-stage waveform generator (106,...
Integrated circuit having a connection pad for stipulating one of a
plurality of organization forms, and method...
An integrated circuit can be operated in at least three different organization forms that can be set externally. A connection pad receives an external signal for...
Circuit configuration for selectively transmitting information items from a
measuring device to chips on a...
The circuit configuration allows selective transmission of information items to a chip of a wafer during chip fabrication, and an apparatus having a needle card....
Test apparatus for semiconductor circuit and method of testing
A wafer test apparatus for bringing the contact areas of the integrated circuits to be tested into electrical connection with the test contacts as uniformly as...
Semiconductor device with self-aligned contact and method for manufacturing
A semiconductor device and a method for manufacturing the semiconductor device with a self-aligned contact, is described. A first conductor and a second...
Electronic device having a trimming possibility and at least one
semiconductor chip and method for producing...
An electronic device has a semiconductor chip and a passive component, whose electrical values can be varied. The semiconductor chip is electrically conductively...
Apparatus for monitoring intentional or unavoidable layer depositions and
The apparatus allows monitoring layer depositions in a process chamber. The apparatus has a light source, a sensor element, and at least one light detector. The...
Simultaneous native oxide removal and metal neutral deposition method
A method of fabricating a semiconductor device having a dielectric structure on which an interconnect structure is optionally patterned using lithographic and...
Maskless array protection process flow for forming interconnect vias in
magnetic random access memory devices
A method for forming interconnect structures in a magnetic random access memory (MRAM) device includes defining an array of magnetic tunnel junction (MTJ) stacks...
Intra-cell mask alignment for improved overlay
A method for intra-cell alignment of a substrate and mask comprises providing a substrate comprising an exposed photosensitive material, providing a phase-shift...
Subtractive stud formation for MRAM manufacturing
A method of fabricating a magnetic memory cell and an MRAM structure. A thin conductive hard is used to pattern a magnetic stack material layer. Conductive studs...
Wafer handling device
The present invention provides a wafer handling device having a base plate (G; G'), which has a first and a second supporting surface for a respective wafer (W1,...
Apparatus for connecting semiconductor modules
The present invention provides an apparatus for connecting semiconductor modules, in particular memory banks, having: at least two devices (A, B) for receiving a...
Optical module for wavelength reference measurement in WDM systems
An optical for wavelength reference measurement has in essence an optical conductor with integrated fiber Bragg grating that has a transmission maximum at a...
Device and method for supplying power to computer peripheral equipment
using the bus system of the computer
Apparatus and method for the power supply of auxiliary implements of computers via the bus system of the computer, wherein an energy store is provided within the...