Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: infineon





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,124,638 Pressure sensor and method for detecting an effective pressure
A pressure sensor for detecting an effective pressure comprises a first pressure detection means for providing a first pressure measurement signal and a second...
US-7,124,379 Method for communicating a measuring position of a structural element that is to be formed on a mask
A measuring position for finding a structural element for measuring a characteristic dimension, for instance, the critical dimension CD, which element is about...
US-7,124,336 Method for the defect analysis of memory modules
A computer system has at least one data defect memory, at least one address defect memory and also a test program. The computer system is connected to a memory...
US-7,124,325 Method and apparatus for internally trimming output drivers and terminations in semiconductor devices
To trim interface devices on semiconductor devices, such as trimmable output drivers and terminations, a measurement current produced in the test apparatus is...
US-7,124,288 Programmable unit with a stack buffer storage device configurable into discrete shadow storage elements...
A programmable unit includes a command execution unit for carrying out commands, a memory device for storing data required for command execution and data emitted...
US-7,124,275 Apparatus and method for determining a physical address from a virtual address by using a hierarchical mapping...
A method for determining a physical address from a virtual address, wherein a mapping regulation between the virtual address and the physical address is...
US-7,124,052 Multichip package with clock frequency adjustment
One embodiment of the present invention provides a multi-chip package including a logic device providing a clock signal having a frequency and a memory device....
US-7,123,661 Datastream transmitters for discrete multitone systems
A method for transmitting an analog datastream includes coding data input into a data input device. The resulting coded data is assembled into coded data blocks....
US-7,123,629 Broadband network access device for voice data transmission
In the broadband network access device for transmitting narrowband, low-frequency voice signals and broadband, higher-frequency data signals, the voice data is...
US-7,123,542 Memory having internal column counter for compression test mode
A memory circuit comprises a memory and an internal column counter for a read sequence in a compression test mode of the memory. The memory comprises an array of...
US-7,123,533 Circuit and method for refreshing memory cells of a dynamic memory
A circuit for refreshing memory cells of a dynamic memory contains a refresh control circuit for driving a memory cell array for accessing memory cells of the...
US-7,123,524 Input circuit having updated output signal synchronized to clock signal
An input circuit including a first circuit, a second circuit, and a third circuit. The first circuit is configured to receive a first signal and a second signal...
US-7,123,523 Integrated circuit having an input circuit
An integrated circuit, in particular an integrated memory circuit, has an input circuit for the purpose of receiving a signal. The input circuit has an...
US-7,123,105 Oscillator with temperature control
An oscillator circuit includes a capacitor device, a current source for supplying a current to the capacitor device, a reference voltage, and a control circuit....
US-7,123,101 Phase locked loop comprising a .SIGMA..DELTA. modulator
The invention is directed to a phase locked loop with a .SIGMA..DELTA. modulator. A multimodulus divider in the feedback path of the PLL is actuated by the...
US-7,123,071 Method and device for producing delayed signals
In order to generate an output signal delayed compared to an input signal and with a defined mark-to-space ratio, it is useful to produce at least first and...
US-7,123,069 Latch or phase detector device
The invention relates to a circuit device, into which a first signal and a second signal are input, wherein a first switching array is provided, by means of...
US-7,122,899 Semiconductor device and production process
An ohmic resistance is present between two parts of a conductor layer so that the size of the ohmic resistance can be ascertained and/or a semiconductor region...
US-7,122,856 Capacitor having a barrier layer made of a transition metal phosphide, arsenide or sulfide
The capacitor has a capacitor dielectric formed, in particular, as a high-.quadrature.-dielectrical or ferroelectrical layer. A barrier layer is formed of a...
US-7,122,462 Back end interconnect with a shaped interface
An interconnect structure in the back end of the line of an integrated circuit forms contacts between successive layers by removing material in the top surface...
US-7,122,439 Method of fabricating a bottle trench and a bottle trench capacitor
A method of fabricating a bottle trench and a bottle trench capacitor. The method including: providing a substrate; forming a trench in the substrate, the trench...
US-7,122,437 Deep trench capacitor with buried plate electrode and isolation collar
A deep trench capacitor used in a trench DRAM includes a buried plate and an isolation collar. The deep trench is bottle-shaped, and the isolation collar is...
US-7,122,434 Method for generating an electrical contact with buried track conductors
A semiconductor structure 300 comprises a plurality of first track conductors 303, a plurality of second track conductors 304, which are insulated with respect...
US-7,122,423 Method for fabricating a memory cell
The invention provides a method for fabricating a memory cell for storing electric charge, which has a substrate (101), which forms a first electrode, a...
US-7,122,400 Method of fabricating an interconnection for chip sandwich arrangements
The invention relates to an interconnection for chip sandwich structures by means of which chips can be electrically and mechanically connected to one another...
US-7,121,738 Bidirectional optical transmitting and receiving module
A bidirectional optical transmitting and receiving module for connection to an optical waveguide, having an optical receiving device and an optical transmitting...
US-7,121,138 Apparatus and method for detecting a tire deformation of a vehicle tire
An apparatus for detecting a tire deformation of a vehicle tire includes a tire pressure sensor for sensing a tire pressure, a signal processor configured to...
US-7,120,841 Data generator for generating test data for word-oriented semiconductor memories
A data generator for generating test data for a word-oriented semiconductor memory is integrated on a semiconductor chip of the semiconductor memory. The data...
US-7,120,818 Method and device for data transfer
Data transfer is effected on an internal and/or on an external transfer path with or in a semiconductor component, such as a semiconductor memory. A first...
US-7,120,660 Method of and apparatus for modular multiplication
In a method for modular multiplication using a multiplication look-ahead process for computing a multiplication shift value and a reduction look-ahead process...
US-7,120,077 Memory module having a plurality of integrated memory components
A memory module includes a plurality of integrated memory components are arranged on a mounting substrate and a refresh control circuit arranged separately from...
US-7,120,074 Semiconductor memory and method for operating a semiconductor memory
A semiconductor memory includes storage cells (2) that have storage capacitors and transistors with an electrode, which is electrically biasable with two...
US-7,120,070 Method for testing the serviceability of bit lines in a DRAM memory device
DRAM memory device (1) comprising at least one array of memory cells (2, 3, 4, 5), each memory cell (12) being connected to a bit line (BL) and a word line (WL),...
US-7,120,067 Memory with data latching circuit including a selector
A circuit for latching data into a memory includes a receiver, a delay, and a selector. The receiver is configured for receiving a data signal, and the delay is...
US-7,119,670 Tire pressure monitoring system
In the system for monitoring tire pressure in a tire of a vehicle, temporally successive tire pressure measured values are sensed by a transmitting unit, and at...
US-7,119,610 Circuit arrangement
Circuit arrangement for demodulating a voltage which is ASK modulated by alternating the amplitude between a low and a high level. Respective charging voltages...
US-7,119,608 Forward-amplifying filter circuit
The invention relates to a forward-amplifying filter circuit which has an analogue filter with poles and zero points, having a first number of integrators which...
US-7,119,567 System and method for testing one or more dies on a semiconductor wafer
A testing system or method compares read data from one or more dies in a semiconductor wafer with the original data written onto the one or more dies The testing...
US-7,119,415 Monolithically integrated circuit comprising a thin film resistor, and fabrication method thereof
A monolithically integrated circuit comprises a thin film resistor (8) with low resistance and low temperature coefficient; a high frequency lateral power...
US-7,119,399 LDMOS transistor
A semiconductor device has a semiconductor substrate, an insulating layer on top of the substrate, a lateral field effect transistor with a drain region and a...
US-7,119,395 Memory cell with nanocrystals or nanodots
The storage layer (6) is in each case present above a region in which the channel region (3) adjoins a source/drain region (2) and is in each case interrupted...
US-7,119,384 Field effect transistor and method for fabricating it
The invention relates to a field effect transistor in which the planar channel region on the upper surface of the elevation is extended in width by means of...
US-7,119,021 Ferroelectric capacitor devices and a method for compensating for damage to a capacitor caused by etching
A ferroelectric capacitor in which damage caused by etching exposed faces of a ferroelectric layer of the capacitor is compensated by depositing a seeding layer...
US-7,118,955 Method for the production of a semiconductor substrate comprising a plurality of gate stacks on a semiconductor...
Method for the production of a semiconductor structure comprising a plurality of gate stacks on a semiconductor substrate which serve as control electrodes for a...
US-7,117,414 Method for identifying an integrated circuit
An identifier is provided for an integrated circuit with a memory composed of a multiplicity of memory cells. The circuit has a manufacture-related memory cell...
US-7,117,407 Method for testing a semiconductor memory having a plurality of memory banks
A testing method involves information being written to memory addresses and being read from the memory addresses. The method which logically combines parallel...
US-7,117,404 Test circuit for testing a synchronous memory circuit
Test circuit for testing a synchronous memory circuit having a frequency multiplication circuit which multiplies a clock frequency of a low-frequency clock...
US-7,117,403 Method and device for generating digital signal patterns
The method and the device generate digital signal patterns. Signal patterns or signal pattern groups are stored in a very small buffer register. The position of...
US-7,117,343 Fetching instructions to instruction buffer for simultaneous execution with long instruction sensing or buffer...
A program-controlled unit has a plurality of instruction-execution units for simultaneously executing successive instructions of a program that is to be...
US-7,117,233 Random number generator and method for generating a random number
A random number generator includes a noise signal generating device for supplying a noise signal, a sampling device connected between an output of the noise...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.