Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: infineon





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,145,377 Device and method for converting an input signal
A device for converting an input signal having a bipolar pulse with a positive part and a negative part of same duration, into a difference signal includes a...
US-7,145,375 Duty cycle detector with first, second, and third values
A duty cycle detector comprising a first circuit configured to receive clock cycles including a first level and a second level. The first circuit is configured...
US-7,145,369 Output driver for an integrated circuit and method for driving an output driver
One embodiment of the invention provides an output driver for an integrated circuit. The output driver has a driver circuit for driving an input signal onto an...
US-7,145,216 Antifuse programming with relaxed upper current limit
An antifuse apparatus includes first and second independent current paths connected to an antifuse. One of the current paths can be used to program the antifuse,...
US-7,145,201 Semiconductor component
A semiconductor component (10) is proposed in which a control resistance element (NTC) is provided in electrical contact between a control region (G) for setting...
US-7,145,183 Method for producing a vertically emitting laser
The invention is directed to a vertically emitting laser and a method of manufacturing such a laser having a current aperture and a semiconductor relief. The...
US-7,144,820 Method of manufacturing a layer sequence and a method of manufacturing an integrated circuit
A method of manufacturing a layer sequence having a first and a second laterally confined structure comprises the steps of providing a first layer on a first...
US-7,144,776 Charge-trapping memory device
An oxidized region is arranged between a substrate of semiconductor material and a nitride liner, which covers wordline stacks of a memory cell array and...
US-7,144,770 Memory cell and method for fabricating it
The invention provides a method for fabricating a memory cell, a substrate (101) being provided, a trench-type depression (102) being etched into the substrate...
US-7,143,390 Method for creating alternating phase masks
A method is provided for creating a phase mask for lithographic exposure operations. In this case, phase-shifting regions (10) with a different phase are defined...
US-7,143,325 Method for testing circuit units to be tested by means of majority decisions and test device for performing the...
The invention provides a test device for testing circuit units (101a 101n) to be tested, having connecting units (106a 106n) for connecting the circuit units...
US-7,143,266 Storing immediate data of immediate instructions in a data table
An efficient coding scheme is disclosed. The coding provides for the separation of immediate data from the instruction stream. A static flow analysis determines...
US-7,143,183 Server module for modularly designed server
A server module for a modularly designed server (1) having at least one data processing unit (17) for data processing data packets, at least one addressable...
US-7,142,880 Method of increasing the data throughput in a communication system
Data throughput is increased in a communication system that is designed for a bidirectional information exchange between a single master terminal unit and a...
US-7,142,478 Clock stop detector
A clock stop detector for a memory comprises a first switch that closes in response to a first logic level of a clock signal to charge a capacitor, a second...
US-7,142,473 Semiconductor device having semiconductor memory with sense amplifier
A semiconductor device comprises a memory cell array, bit line, /bit line complementary to the bit line, reference voltage generating circuit and sense...
US-7,142,143 Time-continuous sigma/delta analog-to-digital converter
Time-continuous sigma/delta analog-to-digital converter for converting an analog input signal into a digital output signal (D), having at least one analog filter...
US-7,142,070 Two-point modulator arrangement
A two-point modulator arrangement is specified, said arrangement being developed with respect to conventional two-point modulators to the effect that the...
US-7,142,069 Method and circuit arrangement for amplitude regulation of an oscillator signal
A circuit arrangement for controlling an amplitude of an oscillator signal is accomplished by comparing the oscillator signal to reference signals. The amplitude...
US-7,142,063 Two-point modulator comprising a PLL circuit and a simplified digital pre-filtering system
A two-point modulator includes a PLL circuit and a simplified digital pre-filtering system. The two-point modulator includes a first circuit path for impressing...
US-7,142,059 Amplifier arrangement
The invention provides an amplifier arrangement which is of multistage design. The output transistor in the output stage has a coupling path between its control...
US-7,142,038 Selection circuit
A selection circuit having a comparator with comparator inputs connected to first and second voltage inputs), respectively, and a comparator output connected to...
US-7,141,845 DRAM cell array and memory cell arrangement having vertical memory cells and methods for fabricating the same
Memory cells each having a cell capacitor and a cell transistor, which are arranged in a vertical cell structure, are provided in the cell array of a DRAM. By...
US-7,141,507 Method for production of a semiconductor structure
A method for producing a semiconductor structure including preparing a semiconductor substrate, and generating a lower first, a middle second and an upper third...
US-7,141,479 Bipolar transistor and method for producing the same
A method for producing a bipolar transistor is described, which comprises providing a layer sequence, which comprises a substrate, a first oxide layer and a SOI...
US-7,141,338 Sub-resolution sized assist features
Corner rounding and image shortening is substantially reduced in an image printed on a substrate by illuminating a photolithographic mask and projecting light...
US-7,140,547 Data storage configuration having a display device
A portable data storage configuration has a card base and a display device, the display device being fixed to the card base. The display device is only partially...
US-7,139,943 Method and apparatus for providing adjustable latency for test mode compression
An integrated circuit includes a core memory array and a test mode compression circuit. The test mode compression circuit receives test mode data from the core...
US-7,139,341 Receiver circuit for a communications terminal and method for processing signals in a receiver circuit
A receiver circuit for a communications terminal includes a signal pre-processing circuit having: an analog/digital converter device with K analog/digital...
US-7,139,310 Method for transmitting data streams, and warm start sequence for S(H)DSL transmission/reception devices
The invention relates to a method for transmitting data streams where transmission/reception devices (LTU, NTU) deactivated to a standby state are activated by...
US-7,139,305 Configurable terminal engine
A configurable cellular terminal engine (CTE) in accordance with an exemplary embodiment of this invention is configurable by an external agent (e.g.,...
US-7,139,290 Transmitting data into a memory cell array
A method for transmitting a data stream from a circuit unit to a memory cell array includes receiving the data stream and demultiplexing it in response to a...
US-7,139,245 Priority handling of voice over data in a voice-over-internet protocol processor
An apparatus for processing packets in a multimedia terminal has a media access controller to send and receive packets from a network. A digital signal processor...
US-7,139,206 Memory component with improved noise insensitivity
A memory component comprises a memory cell array, signal inputs, input amplifiers connected to respective ones of the signal inputs, for receiving, amplifying...
US-7,139,184 Memory cell array
A memory cell array includes memory cells, bit lines running along a first direction, word lines running along a second direction perpendicular to the first...
US-7,138,857 Signal processing device for mobile radio
A signal processing device includes a conversion device configured to output a differential current signal at two taps on the basis of an input signal and an...
US-7,138,680 Memory device with floating gate stack
A memory device comprises a substrate including isolation regions and active regions, and a floating gate stack proximate the substrate. The floating gate stack...
US-7,138,677 Capacitor arrangement with capacitors arranged one in the other
Arrangement of capacitors which, without taking up an additional area in the semiconductor substrate, have an increased capacitance compared with conventional...
US-7,138,661 Optoelectronic component and optoelectronic arrangement with an optoelectronic component
An optoelectronic component with an optoelectronic transducer device and an electrical circuit electrically connected to the transducer device mounted on a...
US-7,138,333 Process for sealing plasma-damaged, porous low-k materials
The invention relates to a process for sealing plasma-damaged, porous low-k materials on Si substrates, in which self-aligning molecules (SAMs) are applied to...
US-7,137,061 Method and device for signaling a transmission fault on a data line
A method and a configuration produce a fault signal that is suitable for identifying transmission faults when using differential signaling. A first mid-level...
US-7,137,056 Low error propagation rate 32/34 trellis code
The present invention relates to a coding system characterized by various combinations of the following properties: 1) Even parity at the output of d of the...
US-7,137,049 Method and apparatus for masking known fails during memory tests readouts
Embodiments of the present invention generally provide methods and apparatus for testing memory devices having normal memory elements and redundant memory...
US-7,136,411 Method for transmitting an analog data stream with prevention of secondary minima, and circuit arrangement
The invention creates a method for transmitting an analog data stream in which secondary minima are prevented during an equalization of the analog data stream at...
US-7,136,320 Method and regulating circuit for refreshing dynamic memory cells
A method and circuit for refreshing dynamic memory cells arranged along word lines and bit lines are provided, the memory cells being refreshed in a manner...
US-7,136,295 Semiconductor arrangement
A semiconductor arrangement on a semiconductor chip includes a number of lines of a first type that extend outwardly from an inner region toward an outer region...
US-7,136,292 Power supply and method for regulating supply voltage
In a preferred embodiment, there is provided a switched mode power supply operable in start-up mode, normal mode and standby mode. The power supply may comprise...
US-7,135,999 Circuit arrangement for compensation for nonlinearities from analog/digital converters operating with different...
A circuit arrangement (10) for compensating for nonlinearities (NL1, NL2) from analog/digital converters (15, 16) operating with different timing, having at...
US-7,135,936 Output buffer with inductive voltage divider
An output buffer is disclosed and includes a differential output buffer input configured for coupling to a differential output of an input circuit. The output...
US-7,135,845 Drive circuit for a switch in a switching converter and method for driving a switch in a switching converter
The present invention relates to a drive circuit for a switch (T) connected to a rectifier arrangement in a switching converter which provides an output voltage...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.