At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
A BAW resonator includes a resonator region having a piezo-electric layer between two excitation electrodes, wherein an acoustic standing wave forms when...
Phase-locked loop with a pulse generator, and method for operating the
The phase-locked loop has a pulse generator has a phase detector which is intended to compare a reference signal with an oscillator signal, and a detector output...
Integrated power amplifier arrangement
An integrated power amplifier arrangement with multistage construction is provided, in which a matching filter with integrated capacitance and inductance for...
Circuit having delay locked loop for correcting off chip driver duty
A circuit comprises an off chip driver and a delay locked loop. The delay locked loop is configured to receive a clock signal and provide a first signal for...
Delay locked loop structure providing first and second locked clock
A delay locked loop including a first circuit and a second circuit. The first circuit is configured to receive a clock signal having a frequency and to lock onto...
Logic circuit arrangement
A logic circuit arrangement including at least two data signal inputs, at which at least two data signals are provided, a first signal path coupled to the data...
There is provided a semiconductor device for multiplexing across a plurality of shared Input/Output (I/O) pins. The semiconductor device comprises a first core...
Method for controlling a switching converter and control device for a
A method and a device is provided for controlling a switching converter comprising a high side switch and a low side switch. The method comprises testing the...
Integrated circuit configuration comprising a sheet-like substrate
An integrated circuit is formed on a non-planar substrate. The integrated circuit is formed over a plurality of layers. Chemical or physical changes in the...
Stress-reduced layer system for use in storage capacitors
The stress-reduced layer system has at least one first layer of polycrystalline or single-crystal semiconductor material, which adjoins a microcrystalline or...
Semiconductor arrangement having a MOSFET structure and a zener device
The invention relates to a semiconductor arrangement having a MOSFET structure and an active zener function. A n.sup.+-doped zone and a p.sup.+-doped zone are...
Method for forming a resist film on a substrate having non-uniform
A preferred embodiment of the invention provides a method of spin coating a liquid, such as a resist, onto a surface of a substrate. An embodiment of the...
Method for patterning dielectric layers on semiconductor substrates
The invention relates to a process for patterning dielectric layers. A photoresist layer is applied to the dielectric layer and patterned. Then, the pattern...
Process for fabrication of a ferroelectric capacitor
A process for the fabrication of a ferroelectric capacitor comprising depositing a layer of Ti 5 over an insulating layer 3 of Al.sub.2O.sub.3, and oxidising the...
Method for manufacturing a stack arrangement of a memory module
A method of stacking semiconductor chips includes providing four semiconductor chips that each include a top surface with central bond pads. Each of the bond...
Process for fabrication of a ferrocapacitor
In a process for fabricating a ferrocapacitor comprising providing ferroelectric PZT elements over an Al.sub.2O.sub.3 layer, the Al.sub.2O.sub.3 layer is covered...
Arrangement for determining a temperature loading of an integrated circuit
In an arrangement for determining a temperature loading during a soldering process, a semiconductor chip (1) comprises at least one contact (2) to be soldered or...
Method for testing an integrated semiconductor memory with a shortened
An integrated semiconductor memory operates in synchronization with a clock signal in a normal operating state and is switched from the normal operating state to...
Test circuit and method for testing an integrated memory circuit
A test circuit for testing a memory circuit has a data input line for providing test data and a comparator unit. The comparator unit is connected to the data...
Circuit, system and method for encoding data to be stored on a
non-volatile memory array
The present invention is a method, circuit and system for storing bits on a Non-Volatile Memory ("NVM") array. According to some embodiments of the present...
Method and arrangement for fast frequency searching in broadband mobile
In the method according to the invention for searching for the carrier frequency f of a mobile radio transmitter in a mobile radio receiver, two or more values...
Sensing current recycling method during self-refresh
A bit line sensing scheme is provided for a semiconductor memory device that significantly reduces current drain during a self-refresh mode. After bit line...
Random access memory having voltage provided out of boosted supply voltage
A random access memory including an array of single transistor memory cells and a voltage source. The voltage source is configured to receive a boosted supply...
Integrated circuit for stabilizing a voltage
An integrated circuit includes an input terminal (IN) for application of a supply voltage (Vext) and an output terminal (A) for generation of an output voltage...
Integrated clock supply chip for a memory module, memory module comprising
the integrated clock supply chip,...
An integrated chip has a clock signal input (1.1) for application of a first clock signal (clk1) and a clock signal output (1.2 1.5). Moreover, it has a phase...
An integrated circuit includes a circuit component, a first control circuit and a switchable resistance network. An input voltage is fed to the circuit component...
Hall switch arrangement
The Hall switch arrangement comprises a plurality of Hall switch elements connected in series with a first Hall switch element, wherein the first Hall switch...
ESD protection apparatus for an electrical device
An ESD protection apparatus for an electrical device with a circuit structure having an internal terminal, which is connected to an external terminal of the...
Semiconductor package with heat spreader
A semiconductor package with heat spreader is disclosed. In one embodiment, the semiconductor package comprises a device carrier having a plurality of contact...
Method for production of deep p regions in silicon, and semiconductor
components produced using the method
The invention relates to a method for production of deep p regions in silicon, with the method having the following step: bombardment of an n substrate section,...
Method for the production of a memory cell, memory cell and memory cell
Memory cell having an auxiliary substrate, on which a first gate insulating layer is formed, a floating gate formed on the first gate insulating layer, an...
Method for fabricating a trench capacitor with an insulation collar and
corresponding trench capacitor
The present invention provides a method for fabricating a trench capacitor with an insulation collar in a substrate, which is electrically connected to the...
Configuration for in-circuit emulation of a program-controlled unit
A configuration contains a test unit that, during emulation, replaces a program-controlled unit that is used in normal operation of the system containing the...
Capacitive biometric sensor
In a capacitive biometric sensor, in particular, a fingerprint sensor, to determine the maximum contrast that can actually be achieved in that application in the...
Method for determining a reference clock phase from band-limited digital
The invention provides a method for recovering a digital datastream, in which a reference clock phase is recovered from the digital datastream, the digital...
Selective bank refresh
A method of refreshing several memory banks of a memory device that receives command signals from a memory controller. The method includes monitoring command...
Input return path based on V.sub.ddq/V.sub.ssq
Input circuit configurations that reduce the amount of input signal jitter caused by a common input signal return path, methods and circuits utilizing the same...
Test system and test structure for testing an integrated circuit and an
integrated circuit having a test structure
One embodiment of the invention relates to a test structure for testing an integrated circuit with a tester unit that has one or more connecting lines to connect...
A lead frame (1) has a first portion (2) adapted to have a semiconductor device (10) mounted thereon and a second portion (3) including a main member (5), a...
Semiconductor component with a compensation layer, a depletion zone, and a
complementary depletion zone,...
A semiconductor component, which functions according to the principle of charge carrier compensation, has incompletely ionized dopants that are additionally...
Electronic component having an integrated passive electronic component and
associated production method
An electronic component and method of production thereof is presented. The electronic component includes a first insulation layer, an upper metal layer on the...
Receiver circuit for a push-pull transmission method
The invention relates to a receiver arrangement for a push-pull transmission method. First and second signal detectors, to which a first input signal is fed...
Method for fabricating a memory cell
Silicon nanocrystals are applied as storage layer (6) and removed using spacer elements (11) laterally with respect to the gate electrode (5). By means of an...
Process for producing a metal structure in foam form, a metal foam, and an
arrangement having a carrier...
Process for producing a metal structure in foam form, including the steps of providing a nonconductive substrate having a foamed structure, applying conductive...
Hub chip for one or more memory modules
One embodiment of the invention provides a hub chip comprising: an address bus input for receiving a plurality of successively sent portions of address and/or...
Method for testing an electric circuit
In a method for testing an electric circuit, a first circuit is produced by a first process sequence. A first signal is applied to the first circuit and a signal...
Method and apparatus for calibrating data-dependent noise prediction
Disclosed herein is an apparatus and method of calibrating the parameters of a Viterbi detector 138 in which each branch metric is calculated based on noise...
Apparatus and method for stabilization of the transmission power of radios
The invention relates to an apparatus and a method for stabilization of the transmission power of a radio during the active transmission phases thereof. Such...
Method and apparatus for temporally correcting a data signal
A data signal is detected and compared with a reference value. A displacement time is determined as a function of the difference between the reference value and...
Sensing scheme for a non-volatile semiconductor memory cell
A method of sensing a state of a non-volatile semiconductor memory cell is provided. A memory cell current as well as a comparative current generated from at...