Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: infineon





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,394,128 Semiconductor memory device with channel regions along sidewalls of fins
A semiconductor memory (26) having a plurality of memory cells (25), the semiconductor memory (26) having a substrate (1), at least one wordline (2) and first...
US-7,393,782 Process for producing layer structures for signal distribution
Structures for signal distribution are produced by applying a metallic seed layer over a semiconductor body. An insulating layer is applied over the metallic...
US-7,393,756 Method for fabricating a trench isolation structure having a high aspect ratio
A method for fabricating a trench isolation structure wherein a trench is formed in a silicon body and an oxide layer is formed in the trench. The silicon body...
US-7,393,746 Post-silicide spacer removal
A method forms a gate conductor over a substrate, forms spacers (e.g., nitride spacers) on sides of the gate conductor, and implants an impurity into exposed...
US-7,393,721 Semiconductor chip with metallization levels, and a method for formation in interconnect structures
A metallization surface (5), which acts as an etching stop layer during the production of openings (4) in a passivation layer (3) applied to its upper face and...
US-7,393,614 Set of masks including a first mask and a second trimming mask with a semitransparent region having a...
A set of at least two masks for the projection of structure patterns coordinated with one another by a projection system into the same photosensitive layer of a...
US-7,393,613 Set of at least two masks for the projection of structure patterns
A set of at least two masks, coordinated with one another, for the projection of structure patterns, into the same photosensitive layer arranged on a...
US-7,392,582 Socket and/or adapter device, and an apparatus and process for loading a socket and/or adapter device with a...
The invention refers to a process for loading a socket and/or adapter device with a corresponding semi-conductor component, a socket and/or adapter device, a...
US-7,392,443 Method and apparatus for testing DRAM memory chips in multichip memory modules
Method and apparatus for testing memory cells of a DRAM memory chip arranged together with a nonvolatile memory chip in a multichip memory module. The multichip...
US-7,391,657 Semiconductor memory chip
A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an...
US-7,391,639 Memory device and method for reading data
A memory with memory cells, wherein a memory cell includes a resistive element and a switch, wherein the memory cells are connected with a common plate line and...
US-7,391,349 Test apparatus and method for testing analog/digital converters
A method for testing AD converters (10) may have the steps of a) producing a digital test signal, b) producing an analog test signal as input signal for the AD...
US-7,391,270 Phase locked loop and method for phase correction of a frequency controllable oscillator
A phase locked loop is disclosed and includes a frequency divider circuit with a settable division ratio in a feedback path. The division ratio is produced using...
US-7,391,245 Delay locked loop and method for setting a delay chain
A delay locked loop includes a delay chain that contains a plurality of series-connected delay cells, a phase detector arrangement that contains a plurality of...
US-7,391,121 Semiconductor device with a number of bonding leads and method for producing the same
A semiconductor device (7) has a number of bonding leads (1, 2, 3) with more than one individual bonding lead (1) being arranged on an individual contact area...
US-7,391,107 Signal routing on redistribution layer
A semiconductor wafer has a dielectric layer, a metal last layer, a passivation layer, and a redistribution layer. The metal last layer is formed over the...
US-7,391,103 Electronic module having plug contacts and method for producing it
The invention relates to an electronic module having plug contacts, which has a semiconductor chip embedded in a plastics composition with its rear side and its...
US-7,391,084 LDMOS transistor device, integrated circuit, and fabrication method thereof
An LDMOS transistor device in an integrated circuit comprises a semiconductor substrate (10), a gate region (1) including a gate semiconductor layer region (2;...
US-7,391,080 LDMOS transistor device employing spacer structure gates
An integrated LDMOS transistor comprises a semiconductor substrate (11), an LDMOS gate region (17), LDMOS source (14) and drain (15) regions, and a channel...
US-7,391,050 Phase change memory device with thermal insulating layers
A memory device is described an active material configured to be placed in a more or less conductive state by means of appropriate switching processes. The...
US-7,390,742 Method for producing a rewiring printed circuit board
The invention relates to a method for producing a rewiring printed circuit board with a substrate wafer having passage connections between a first and a second...
US-7,390,737 Method for filling a contact hole and integrated circuit arrangement with contact hole
A method in which a base layer is deposited in a contact hole region under a protective gas, where base layer contains a nitride as main constituent. After the...
US-7,390,713 Method for forming trench memory cell structures for DRAMS
One embodiment of the invention relates to a method for forming trench memory cell structures having trench capacitors and planar selection transistors. An...
US-7,390,703 Method for through-plating field effect transistors with a self-assembled monolayer of an organic compound as...
A method for through-plating field effect transistors with a self-assembled monolayer of an organic compound as gate dielectric includes through-plating by...
US-7,389,903 Device and method for soldering contacts on semiconductor chips
A device for soldering contacts on semiconductor chips. A chip is held on a chip mount by a chuck and is heated from a side facing away from the wafer by means...
US-7,389,696 Measuring device with a microsensor and method for producing the same
A measuring apparatus includes at least one microsensor having at least two chambers filled with a gas. The chambers are connected to one another by at least one...
US-7,389,458 Method and apparatus for the memory self-test of embedded memories in semiconductor chips
Method for the memory self-test of embedded memories (2, 3, 4) in semiconductor chips (1), a memory address range (8) being assigned to a memory (2) to be tested...
US-7,388,885 Splitter circuit
A splitter circuit (19) serves to combine on the transmission side signals which are to be transmitted in different frequency bands (A-C), as well as to separate...
US-7,388,734 Integrated circiut arrangement
Integrated circuit arrangement having first and second signal input pads, to which a differential input signal is applied, and first and second signal outputs,...
US-7,388,667 Optical determination of resistivity of phase change materials
A system includes a non-contacting optical measurement instrument and a controller. The non-contacting optical measurement instrument is configured to obtain a...
US-7,387,930 Method of fabricating a bottle trench and a bottle trench capacitor
A method of fabricating a bottle trench and a bottle trench capacitor. The method including: providing a substrate; forming a trench in the substrate, the trench...
US-7,386,812 Logic basic cell and logic basic cell arrangement
Logic basic cell and logic basic cell arrangement having a plurality of logic basic cells. A logic basic cell includes at least six data signal inputs, a first...
US-7,386,776 System for testing digital components
In order to test digital modules with functional elements, these are divided into test units (3) which respectively have inputs and outputs. Alternating test...
US-7,386,769 On chip diagnosis block with mixed redundancy
On chip diagnosis method and on chip diagnosis block with mixed redundancy (IO redundancy and word-register redundancy) is provided. During a BIST (Built-In Self...
US-7,386,696 Semiconductor memory module
The invention relates to a semiconductor memory module having a plurality of memory chips arranged in at least one row and at least one buffer chip which drives...
US-7,386,059 Device for processing signals in a mobile station
A device for processing signals may be designed as a transmitting and receiving arrangement or exclusively as a receiving arrangement, and has a baseband...
US-7,385,837 Nonvolatile memory cell and methods for operating a nonvolatile memory cell
A nonvolatile memory cell (1) can be integrated in space-saving fashion into a semiconductor circuit (10) intended for volatile storage with the aid of volatile...
US-7,385,676 Mask set having separate masks to form different regions of integrated circuit chips, exposure system including...
A mask set for the production of integrated circuit chips, wherein a first mask has first features that form inner cell regions and a second mask has second...
US-7,385,485 Smart time tire monitoring system
A tire monitoring system and associated method includes a plurality of tire sensor modules configured to transmit tire data in a wireless fashion at a...
US-7,385,404 Arrangement and method for testing a capacitance array in an integrated circuit
An arrangement for testing a plurality of capacitances in a capacitance array of an integrated circuit includes a power supply and a means for cyclically...
US-7,385,394 Integrated magnetic sensor component
A sensor component used to measure a magnetic field strength is disclosed. In one embodiment, the sensor component contains a plurality of leads and a sensor...
US-7,385,243 Floating gate memory cell with a metallic source/drain and gate, and method for manufacturing such a floating...
Floating gate memory cell having a first layer with first and second source/drain regions and a channel region arranged between and next to the first and second...
US-7,384,822 Package for semiconductor components and method for producing the same
The invention relates to a packaging for semiconductor components such as FBGA packages in BOC technology or the like, wherein at least the back and the lateral...
US-7,384,698 Metal article intended for at least partially coating with a substance and a method for producing the same
A metal article intended for at least partially coating with a substance, which includes a metal solder, a plastic, a glass, or a ceramic. The metal article...
US-7,384,002 Chip card and chip card security device
The invention relates to a chip card security device, a procedure to be used in securing a chip card, as well as a chip card (1), comprising: at least one memory...
US-7,383,416 Method for setting a second rank address from a first rank address in a memory module
A method for setting an address of a rank in a memory module having a number of memory chips distributed along a byte lane includes setting the first memory chip...
US-7,383,144 Method and apparatus for calibration of an on-chip temperature sensor within a memory device
According to embodiments of the present invention, an automatic trim or calibration for a temperature sensor of a chip or memory device is performed on that...
US-7,382,673 Memory having parity generation circuit
A memory includes a column segment including memory cells along word lines, and a parity generation circuit configured to receive a first serial data stream of...
US-7,382,669 Semiconductor memory component and method for testing semiconductor memory components
A semiconductor component and method of testing a semiconductor component is disclosed. The invention relates to the parallel testing of semiconductor memory...
US-7,382,025 ESD protection structure with lower maximum voltage
A semiconductor structure for protecting integrated circuits from ESD pulses includes a semiconductor substrate of a first conductivity type and with a first...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.