Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: infineon





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,317,248 Memory module having memory chips protected from excessive heat
The invention relates to a memory module having a printed circuit board; having one or more memory chips which are arranged in a first region of the printed...
US-7,317,201 Method of producing a microelectronic electrode structure, and microelectronic electrode structure
In a method for producing a microelectronic electrode structure a first wiring plane is prepared, an insulating region on the first wiring plane is provided, a...
US-7,316,980 Method for forming ferrocapacitors and FeRAM devices
Ferrocapacitors having a vertical structure are formed by a process in which a ferroelectric layer is deposited over an insulator. In a first etching stage, the...
US-7,316,962 High dielectric constant materials
A capacitor (10) includes a substrate (12) and two metal electrodes (14, 18). A dielectric layer (16) is formed between the electrodes. Preferably, the...
US-7,316,951 Fabrication method for a trench capacitor having an insulation collar
The present invention provides a fabrication method for a trench capacitor having an insulation collar (10) in a silicon substrate (1), having the steps of:...
US-7,316,933 Method for producing an annular microstructure element
An annular microstructure element, in particular an annularly arranged monolayer or multilayer thin film, is formed over a substrate (S), e.g., for use in a...
US-7,315,998 Integrated circuit arrangement with intermediate materials and associated components
An integrated circuit arrangement having a metallization layer, an interconnect dielectric, electrically conductive interconnect intermediate material,...
US-7,315,969 Memory module with a test device
A memory module, which enables a module-internal, cross-chip electrical functional test of a plurality of integrated memory chips arranged on a printed circuit...
US-7,315,586 Adaptive searcher threshold setting using consecutive ISCP measurements
Dynamic adjustment of searcher thresholds used to detect propagation paths of a communications signal transmitted from a transmitter to the base band receiver....
US-7,315,467 Hybrid memory cell for spin-polarized electron current induced switching and writing/reading process using such...
The present invention relates to a magnetoresistive hybrid memory cell comprising a first stacked structure comprising a magnetic tunnel junction including first...
US-7,315,454 Semiconductor memory module
A semiconductor memory module includes an electronic printed circuit board with a contact strip and a plurality of semiconductor memory chips of identical type...
US-7,315,271 Analog-to-digital converter
The invention relates to an analog-to-digital converter. The analog-to-digital converter, for conversion of a signal for digitization into a digital signal,...
US-7,314,803 Method for producing a semiconductor structure
In a method for producing a semiconductor structure a semiconductor a substrate with a top surface is provided. A gate dielectric layer is provided on the top...
US-7,313,741 Integrated semiconductor memory
An integrated semiconductor memory includes memory cells that store a first data record has at least one datum with a first or second data value and a second...
US-7,313,732 Memory arrangement in a computer system
A memory arrangement in a computer system can have at least one memory module with semiconductor components, which are arranged on the memory module, can be...
US-7,313,498 Device and method for testing an electrical circuit
A method and device for testing an electrical circuit, which do not require a thorough electrical circuit simulation but reliably identifying circuit faults....
US-7,313,374 Low-latency DC compensation
A method of performing DC estimation and correction in the presence of an automatic gain control function introduces no long-term delay of the signal. When the...
US-7,313,211 Method and apparatus for phase detection
The present invention relates to a method and apparatus for generating an output signal in dependence on a phase difference between two periodic signals. The...
US-7,313,204 Method and device for transmitting and identifying a modulation type in digital communication systems by way of...
Data symbols in the training sequence are rotated at the transmitter end through a phase rotation factor which is specific for a given modulation type that is...
US-7,313,171 Apparatus for data transmission path detection
A method and apparatus for detecting paths of a received signal by analyzing a delay power profile of the received signal comprises a detection of peaks in the...
US-7,313,162 Apparatus and method for calculating and implementing a Fibonacci mask for a code generator
An apparatus and method for calculating and implementing a Fibonacci mask for a code generator is disclosed herein. The first step receives a desired code offset...
US-7,313,147 Network device and its data transmission method
A network device for transmitting data of a host system to a network including a buffer for storing the data, a first transmission interface providing a control...
US-7,313,044 Integrated semiconductor memory with temperature-dependent voltage generation
An integrated semiconductor memory device includes a temperature sensor circuit to generate a temperature-dependent control signal, a reference circuit to...
US-7,313,043 Magnetic Memory Array
A magnetic memory is disclosed. In one embodiment, the magnetic memory array includes a plurality of cell columns and a pair of reference cell columns, including...
US-7,313,033 Random access memory including first and second voltage sources
A random access memory including first memory cells, second memory cells, a first voltage source, and a second voltage source. The first voltage source is...
US-7,312,732 Devices and methods for calibrating amplifier stages and for compensating for errors in amplifier stages of...
Devices and methods for calibration of amplifier stages and for compensation of errors in components connected upstream of amplifier stagesThe described...
US-7,312,652 Voltage regulation system
A voltage regulation process, as well as a voltage regulation system, are discussed. A first voltage present at an input of the voltage regulation system is...
US-7,312,597 Actuation circuit for a switch in a switch-mode converter for improving the response to sudden changes
An actuation circuit is provided for a switch controlling the power consumption in a switch-mode converter which has input terminals for applying an input...
US-7,312,533 Electronic component with flexible contacting pads and method for producing the electronic component
An electronic component has an electronic circuit and a rubber-elastic elevation. The rubber-elastic elevation is formed of an insulating rubber-elastic material...
US-7,312,492 Method for fabricating a DRAM memory cell arrangement having fin field effect transistors and DRAM memory cell
The invention relates to the fabrication of DRAM memory cell arrangements having fin field effect transistors and curved channel field effect transistors. The...
US-7,312,491 Charge trapping semiconductor memory element with improved trapping dielectric
A semiconductor memory element, which can be controlled via field effect, includes a semiconductor substrate of a first conduction type, a first doping region of...
US-7,312,137 Transistor with shallow germanium implantation region in channel
A transistor and a structure thereof, wherein a very shallow region having a high dopant concentration of germanium is implanted into a channel region of a...
US-7,312,126 Process for producing a layer arrangement, and layer arrangement for use as a dual gate field-effect transistor
The invention relates to a process for producing a layer arrangement, in which, a porous silicon layer is formed as sacrificial layer on an auxiliary substrate,...
US-7,312,115 Fabrication method for a semiconductor structure having integrated capacitors
The present invention provides a fabrication method for a semiconductor structure having integrated capacitors and a corresponding semiconductor structure. The...
US-7,312,114 Manufacturing method for a trench capacitor having an isolation collar electrically connected with a substrate...
The present invention relates to a manufacturing method for a trench capacitor having an isolation collar which is electrically connected with a substrate on a...
US-7,311,081 Electronic throttle control system with integrated controller and power stage
One embodiment includes an apparatus comprising a closed loop feedback controller and a power output stage to couple to the closed loop feedback controller. The...
US-7,310,861 Method of producing a piezoelectric component
A method for producing a piezoelectric component comprising at least two stacked crystal filters comprises the steps of depositing of the layer stack above the...
US-7,310,791 Method for correcting layout errors
A method for correcting layout errors of a layout, for example layout errors of a layout of an electronic circuit, is disclosed. In order to be able to correct...
US-7,310,593 Sampling apparatus and method for determining the driving state of a vehicle
An apparatus for determining a state parameter of an object to be monitored comprises a means for providing a plurality of measurement values, wherein the...
US-7,310,395 Method and apparatus for correlative estimation of a mobile radio channel
In a method for correlative estimation of a mobile radio channel on the basis of a training sequence (TS) which is transmitted via the mobile radio channel, a...
US-7,310,129 Method for carrying out a double or multiple exposure
The mutually associated structure patterns, which are provided on one mask, or a plurality of masks for a double or multiple exposure can be received by the mask...
US-7,310,010 Duty cycle corrector
A duty cycle corrector includes a first controllable delay, a second controllable delay, a phase detector, and a compensation circuit. The first controllable...
US-7,309,617 MRAM memory cell with a reference layer and method for fabricating
The invention relates to a method for fabricating a reference layer for MRAM memory cells and an MRAM memory cell equipped with a reference layer of this type. A...
US-7,308,628 Input switching arrangement for a semiconductor circuit and test method for unidirectional input drivers in...
Transfer switching devices, which supplement unidirectional input switching arrangements or pad circuits are employed to route an internal test signal to the...
US-7,308,624 Voltage monitoring test mode and test adapter
A testing system has a processor, a module and at least one manufactured semiconductor device. The processor is configured to send and receive testing signals....
US-7,308,622 Integrated memory and method for testing the memory
An integrated memory includes command terminals for receiving command signals in a normal operation and in a test operation of the memory, and also a signal...
US-7,308,467 Method for on-demand generation of individual random numbers of a sequence of random numbers of a 1/f noise
A method for adaptively generating a series of random numbers of a 1/f noise is based on the use of normally distributed random numbers. The method enables a...
US-7,308,038 Transmission configuration, in particular for mobile radio communication, and mobile station with the...
A transmission configuration with a baseband module and a radio-frequency module is particularly suitable for transmission for mobile radio purposes. An...
US-7,307,895 Self test for the phase angle of the data read clock signal DQS
The invention relates to a semiconductor memory apparatus having at least one clock input contact for inputting an external clock signal, at least one clock...
US-7,307,869 Method and circuit for reading a dynamic memory circuit
A method for reading data from a dynamic memory circuit is provided, wherein at least one memory cell can be addressed via a word line and a bit line, wherein...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.